

2011 Spintronics Workshop on LSI

Opening Remarks

- Spintronics for Nonvolatile Electronics -

Hideo Ohno

Center for Spintronics Integrated Systems
Tohoku University, Sendai, Japan



Supported by the FIRST program of JSPS.

<http://www.csis.tohoku.ac.jp/>



Challenges

- Static power
- Dynamic power
- Interconnection delay
- Feature size

Making memories

- Nonvolatile
- Small
- Embedded in interconnection
- Part of logic

Nonvolatile CMOS Electronics

Comparison of memories

	SRAM	DRAM	Next Generation Nonvolatile Memory				
	SRAM	DRAM	PRAM	ReRAM	MRAM	Spin (STT) RAM	FeRAM
Cell Size	~130 F ²	4~8 F ²	4 F ²	4~6 F ²	16~40 F ²	4~ 64F ²	12~25 F ²
High Speed Operation	◎	○	○	○	○	◎	○
Nonvolatility	—	—	○	○	○	○	○
Endurance (limitation of W/E cycle)	◎ (∞)	◎ (∞)	○	○	◎	◎	○
Lower power operation	○	◎	△	△	△	○ ⇒ ○	○




CSIS

High Power


Low Power

System (Memory) Hierarchy


Nonvolatile Logic-in-Memory



current



near future



future


Magnetic tunnel junction based memory elements to counter **dynamic** and **static power**, and **interconnection delay**

Magnetic Tunnel Junction




A Spintronics Device

Tunnel MagnetoResistance (TMR) = $\frac{R_{AP} - R_P}{R_P} = \frac{2P^2}{1 - P^2}$

Parallel




Antiparallel



Ferromagnet 1




Insulator




Ferromagnet 2

Magnetic Tunnel Junction Configurations



Domain Wall



two terminal

three terminal


nonvolatile, fast and high endurance




MTJ for VLSI: A wish list

1. Small footprint ($F \text{ nm}$)
2. High output (TMR ratio > 100%)
3. Nonvolatility ($\Delta = E/k_B T > 40$)
4. Low switching current ($I_{C0} < F \mu\text{A}$)
5. Back-end-of-the-line compatibility (350 °C)
6. Endurance
7. Fast read & write
8. Low resistance for low voltage operation
9. Low error rate
10. Low cost


I_{c0} and $\Delta = E/k_B T$



Parallel



Antiparallel






I_{c0} and $\Delta = E/k_B T$

perpendicular

$$E = \left(\frac{1}{2} M_s H_K \right) V = KV$$



$$I_{c0} = \frac{2\alpha\gamma e}{\mu_B g} (KV)$$

$$\propto \alpha E$$




$$E = (K_{shape} + K_{crystalline})V$$

Perpendicular MgO-CoFeB MTJ



interface perpendicular
anisotropy


 $J_{\text{Co}} = 3.8 \text{ MA/cm}^2$
 $(I_{\text{Co}} = 48 \mu\text{A})$
 $E/k_B T \sim 40$
TMR ratio = 110%
 $T_a = 350^\circ\text{C}$

Scaling


perpendicular

$$E = \left(\frac{1}{2} M_s H_K \right) V = KV$$

$$I_{C0} = \frac{2\alpha\gamma e}{\mu_B g} (KV)$$


$$\propto \alpha E$$

High $K = \frac{1}{2} M_s H_K$ and low α



$$I_{C0} = 3.4 \times 10^3 \alpha [\mu\text{A}] \text{ for } E = 60 k_B T$$

α versus K_u



Ref. [1] E. P. Sajitha, et. al., IEEE Transactions on Magnetics, **46**, 2056 (2010)

[2] S. Mizukami, et. al., App. Phys. Lett., **96**, 152502 (2010)

[3] A. Barman, et. al., J. App. Phys., **101**, 09D102 (2007)


[4] J.-M. Beaujour, et. al., Phys. Rev. B., **80**, 180415R (2009)

[5] N. Fujita, et. al., J. Magn. Magn. Mater., **320**, 3019 (2008)



CSIS


Importance of new materials is growing !




Source – INTEL, IBM

CSIS

How small can we go?



© Hitachi Global Storage Technologies



CoPtCr-SiO₂, Takei et al., Fuji Electric review 55 (2009) 6..

Center for Spintronics Integrated Systems

Funded by the FIRST Program of JSPS

Tohoku University



Center for Spintronics
Integrated Systems (CSIS)
Director: Hideo Ohno
Deputy Director: Tetsuo Endoh, Naoki Kasai

Support office

Spintronics materials

Shoji Ikeda (Tohoku Univ.)

Spintronics devices

Yasuo Ando (Tohoku Univ.)

New spintronics materials and devices

Fumihiro Matsukura (Tohoku Univ.)

Spintronics processing

Nobuyuki Ishiwata (NEC)

Spintronics logic design and IP development

Takahiro Hanyu (Tohoku Univ.)

Design tool development for spintronics VLSI

Tetsuo Endoh (Tohoku Univ.)

Spintronics VLSI demonstration

Tadahiko Sugabayashi (NEC)

- Tsukuba site : Tsukuba Innovation Arena (TIA)
- Participating organization : Tohoku University, NEC, Hitachi, ULVAC, National Institute of Material Science, University of Tokyo
- Collaborating organization : AIST, JST

CSIS home page <http://www.csis.tohoku.ac.jp>

Steering Committee

Advisory Committee

Technical Advisory Committee

東北大學
省エネルギー・スピントロニクス集積化
システムセンター
Center for Spintronics Integrated Systems



NEC

HITACHI

ULVAC



東京大學
THE UNIVERSITY OF TOKYO



National Institute of
Advanced Industrial Science
and Technology
AIST

TIA nano
Tsukuba Innovation Arena



CSIS

PROGRAM

Room : SuzakuII (Kibune) 2F

Opening 7:30 pm - 7:50 pm	Opening Remarks: Spintronics for Nonvolatile Electronics Hideo Ohno (Tohoku University, Workshop Chair)
Invited talk 7:50 pm - 8:15 pm	Recent Progress and Emerging Technology of Spintronics Device for VLSI Jean-Pierre Nozieres (Spintec)
Invited talk 8:15 pm - 8:40 pm	Challenges in Non-volatile Etch Joydeep Guha (Lam Research)
Invited talk 8:40 pm - 9:05 pm	Technology, Manufacturing and Markets of Magnetoresistive Random Access Memory (MRAM) Brad Engel (Everspin Technologies)
Invited talk 9:05 pm - 9:30 pm	Advances in Materials and Structures for STT-RAM Vladimir Nikitin (Grandis)
Invited talk 9:30 pm - 9:55 pm	Embedded Spintronics Integrated Circuits for System-on-Chips Seung Kang (Qualcomm)
Invited talk 9:55 pm - 10:20 pm	MTJ-Based Nonvolatile Logic-in-Memory Architecture Takahiro Hanyu (Tohoku University)