A Content Addressable Memory Using Magnetic Domain Wall Motion Cells

R. Nebashi¹, N. Sakimura¹, Y. Tsuji¹, S. Fukami¹, H. Honjo¹, S. Saito¹, S. Miura¹, N. Ishiwata¹, K. Kinoshita¹, T. Hanyu², T. Endoh², N. Kasai², H. Ohno², and T. Sugibayashi¹



Outline

- Introduction CSIS
- Demonstration of Spintronics-based CAM Test Chip
 - Multi-free layer domain wall (DW) motion cell
 - Shared write transistor
- Future Challenge
 - Multi-context Spin CAM
 - Domain wall motion in CoFeB



Symposia on VLSI Technology and Circuits



Non-volatile Spintronics SoC with power gating

- Reduced leakage current csis csis csis csis
- Small power penalty for state retention and reload



However, the best MTJ cell for CAM is not existed





















(search operation)

- 1. Search line precharged to Gnd
- 2. Match line precharged to Vdd
- 3. Match line evaluate
- Search operation is executed in same way as conventional SRAM-based CAM
- Search speed is comparable to SRAM-based CAM

16-Kbit Spin-CAM Test Chip

		and the state			CSIS C	SIS	S CSIS CSIS
460 µm	Row decoder	Column de	coder	amp.	Technology		90 nm CMOS + DW Process
				nse a	Cell size	SIS	6.6 um ² /bit
		16 Kb C	AM	Je se	Organization	n	128 word x 128 bit
				ch lir	Supply voltag	ge	1.0 V
ľ		< 330 µm		Mat	Search cycle time	S	5 ns
6							

Symposia on VLSI Technology and Circuits

Measured 5-ns Search Waveform



Symposia on VLSI Technology and Circuits



Outline

- Introduction csis csis csis csis csis csis
- Demonstration of Spintronics-based CAM Test Chip
 Multi-free layer domain wall (DW) motion cell
 Shared write transistor
- Future Challenge
 - Multi-context Spin CAM
 - Domain wall motion in CoFeB



Symposia on VLSI Technology and Circuits





 A 25% reduction in effective cell area was estimated with the CAM compared to an SRAM based CAM

Symposia on VLSI Technology and Circuits



Context switching cause increased overhead in power and delay



Slide 21



Summary

- 16-Kb Spin CAM test chip
 5-ns search operation
- Multi-free layer domain wall (DW) cell
 Fast read operation and small writing current
- 3-terminal device with shared write transistor
 6.6-µm²/bit cell area
- Multi-context Spin CAM
 - 25 % effective cell area reduction comparable to SRAMbased CAM
- Domain wall motion in CoFeB
 - Domain wall moves with ~ 50 µA current

Symposia on VLSI Technology and Circuits