

Spintronics Nano-Devices for VLSIs

Hideo Ohno^{1,2,3,4}

1 Laboratory for Nanoelectronics and Spintronics, Res. Inst. of Electrical Communication, Tohoku University

2 Center for Spintronics Integrated Systems, Tohoku University

3 Center for Innovative Integrated Electronic Systems, Tohoku University

4 WPI-AIMR, Tohoku University

Collaborators: S. Fukami, C. Zhang, T. Anekawa, H. Sato, S. Kanai,
F. Matsukura, S. Ikeda, T. Hanyu and T. Endoh

Work supported in part by the FIRST Program from JSPS, ImPACT from JST,
and by the R & D for Next-Generation Information Technology of MEXT

<http://www.csis.tohoku.ac.jp/>




Logic VLSIs

Information source:
Hitachi Techno-Information Services, Ltd

WW Market in 2012
(JPN Market in 2012)



IDC Japan
<http://www.idcjapan.co.jp/Press/Current/20150205Apr.html>
(also 20141118/Apr. html)




Challenges VLSI Technology Face

Power Consumption

Interconnection Delay



Toward Nonvolatile CMOS VLSI




Nonvolatile Memories

Features of non-volatile for memory device	Flash	FRAM	Spin Device
Access Speed	△	○	○
Non destructive Read	○	△	○
Write Endurance	×	△	○
Scalability	○	△	○
Operation Voltage	×	△	○

Magnetic Tunnel Junction (MTJ)

Low resistance "0"



High resistance "1"

Nonvolatile Memories


Comparison: ReRAM, PCRAM, and **STT-MRAM (Spin)**

	ReRAM	PCRAM	STT-MRAM
Program Current	10^{-4}A	10^{-4}A	10^{-5}A
Program Time	50ns	100ns	0.5ns-10ns
Read Time	< 5ns	< 5ns	< 5ns
Retention	10yrs	10yrs	10yrs
Endurance	10^6	$10^9 - 10^{12}$	10^{15}



Magnetic Tunnel Junction

$$\text{Tunnel MagnetoResistance (TMR)} = \frac{R_{AP} - R_P}{R_P} = \frac{2P^2}{1 - P^2}$$

Parallel



Antiparallel



Required Properties

❑ High tunnel magnetoresistance ratio > 100%

❑ High thermal stability $\Delta = E/k_B T > 60$

❑ Unlimited endurance


❑ Low switching current

❑ High speed read and write

❑ High temperature tolerance ~ 400 °C

❑ Scalability 40 nm \rightarrow 20 nm \rightarrow 10 nm

TMR ratio of MTJs





I_{c0} and $\Delta = E/k_B T$

in-plane

$$E = K_{eff} V$$

$$I_{c0} = \frac{2\alpha\gamma e}{\mu_B g} (K_{eff}^* V)$$

$$K_{eff}^* \square K_{eff}$$



I_{c0} and $\Delta = E/k_B T$




perpendicular

$$E = K_{eff} V$$

$$I_{c0} = \frac{2\alpha\gamma e}{\mu_B g} (K_{eff} V)$$

$$\propto \alpha E$$


$$K_{eff} = K_{eff}$$



Comparison of MTJs (early 2010)

Type	Stack structure (nm)	Size (nm)	MR (%)	RA ($\Omega\mu\text{m}^2$)	J_{Co} (MA/cm ²)	I_{Co} (μA)	$\Delta=E/k_{\text{B}}T$	I_{Co}/Δ	T_{a} ($^{\circ}\text{C}$)	Ref.
i-MTJ	CoFeB(2)/Ru(0.65)/CoFeB(1.8) SyF	100x200	>130	~10	2	~400	65	~6.2	300-350	J. Hayakawa et al., IEEE T-Magn., 44, 1962 (2008)
p-MTJ	FePt L1 ₀ -Mg(0.4)/MgO(1.5)/L1 ₀ -FePt(t)	Blanket	120 (CIPT)	11.8k	-	-	-	-	500	M. Yoshizawa et al., IEEE T-Magn., 44, 2573 (2008)
p-MTJ	FePt & Co-based SL L1 ₀ -Mg(0.5)/MgO(1.5)/L1 ₀ -FePt(1.5)/CoFeB(1.5)/MgO(1.5)/L1 ₀ -FePt(1.5) CoFeB/Co based superlattice	Blanket	95 (CIPT)	18.7k	-	-	-	-	-	H. Yoda et al., Magnetics Jpn. 5, 184 (2010) [in Japanese].
p-MTJ	Co/Pt & TbFeCo L1 ₀ -Pt(1.5)/MgO(1.5)/L1 ₀ -Co(1.5)/Pt(1.5)/MgO(1.5)/L1 ₀ -TbFeCo(1.5)	Blanket	95 (CIPT)	4.4-10	-	-	-	-	225	K. Yakushiji et al., APEX 3, 053033 (2010)
p-MTJ	CoFe/Pd L1 ₀ -Pd(1.5)/MgO(1.5)/L1 ₀ -CoFe(1.5)/Pd(1.5)/MgO(1.5)/L1 ₀ -CoFe(1.5)/Pd(1.5)	800x800 N	100 (113)	18.7k (20.2k)	-	-	-	-	350 (325)	K. Mizunuma et al., MMM&INTERMAG2010
p-MTJ	TbFeCo CoFeB(1.5)/TbFeCo(1.5)	130 ϕ	~15	-	4.7	650	107	6.08	-	M. Nakayama et al., APL 103, 07A710 (2008)
p-MTJ	L1₀ alloy L1 ₀ -Pd(1.5)/MgO(1.5)/L1 ₀ -Pd(1.5)/MgO(1.5)/L1 ₀ -Pd(1.5)/MgO(1.5)	50-55 ϕ	-	-	-	49	56	0.88	-	T. Kishi et al., IEDM 2008
p-MTJ	Fe-based L1₀ L1 ₀ -Pd(1.5)/MgO(1.5)/L1 ₀ -Pd(1.5)/MgO(1.5)/L1 ₀ -Pd(1.5)/MgO(1.5)	-	-	-	-	9	-	-	-	H. Yoda et al., Magnetics Jpn. 5, 184 (2010) [in Japanese].

Perpendicular MgO-CoFeB MTJ




$$J_{CO} = 3.8 \text{ MA/cm}^2$$

$$(I_{CO} = 48 \mu\text{A})$$


$$E/k_B T \sim 40$$

$$\text{TMR ratio} = 110\%$$



$$T_a = 350^\circ\text{C}$$



interface perpendicular anisotropy



Perpendicular anisotropy at the CoFeB/MgO interface



K. Nakamura *et al.*, Phys. Rev. B, 81, 220409(R) (2010)

Co-Fe atoms on O sites in MgO

MgO-Fe system

- High TMR ratio and interfacial anisotropy are predicted by first-principles calculation.

W. H. Butler *et al.*, Phys. Rev. B **63**, 054416 (2001).


J. Mathon *et al.*, Phys. Rev. B **63**, 220403 (2001).

K. Nakamura *et al.*, Phys. Rev. Lett. **102**, 187201 (2009).


Structural analysis for high performance CoFeB-MgO MTJ stack confirmed that Fe(Co) atoms sit on top of O atoms

FeCo

MgO
(2.1nm)



Device structure (full stack)





$\Delta = E/k_B T$, I_{C0} and efficiency

Perpendicular MTJ

$$E = \left(\frac{1}{2} M_s H_K \right) V = \underline{K_{eff}} V$$

$$I_{C0} = \frac{2\alpha\gamma e}{\mu_B g(\theta)} \left(\underline{K_{eff}} V \right)$$

$$\propto \frac{\alpha}{g(\theta)} E$$






H. Sato *et al.*, Appl. Phys. Lett. **101**, 022414 (2012).


H. Sato *et al.*, IEDM 2013, p. 3.2.1.

H. Sato *et al.* Appl. Phys. Lett. **105**, 062403 (2014).


11 nm ϕ MTJ (smallest MTJ)





Switching current versus switching time



MTJ stack on 300mm wafers



300 mm wafer
 $T_a = 360-400^\circ\text{C}$ for 1hr



Required Properties

❑ High tunnel magnetoresistance ratio > 100%

❑ High thermal stability $\Delta = E/k_B T > 60$

❑ Unlimited endurance

❑ Low switching current

❑ High speed read and write

❑ High temperature tolerance ~ 400 °C

❑ Scalability 40 nm \rightarrow 20 nm \rightarrow 10 nm

Required Properties

✓ High tunnel magnetoresistance ratio > 100%

✓ High thermal stability $\Delta = E/k_B T > 60$

✓ Unlimited endurance


✓ Low switching current

✓ High speed read and write

✓ High temperature tolerance ~ 400 °C


✓ Scalability 40 nm \rightarrow 20 nm

Two and three terminal devices



two terminal
(spin-transfer torque)
(electric-field)





Domain Wall



three terminal
(domain wall)
(spin-orbit torque)

Nonvolatile, fast, low voltage and high endurance


Advantage of 3-terminal device




- TDDB : Time-dependent dielectric breakdown
- EM : Electromigration

The third switching scheme


$M // z \rightarrow$ 'Type Z'



$M // y \rightarrow$ 'Type Y'



$M // x \rightarrow$ 'Type X'




- Type X may serve as
 - tool to explore the physics of SOT switching
 - option for device applications

- ✓ Similar mechanism to Type Z
- ✓ Same material to Type Y



Antiferromagnet (AFM) for SOT switching

◆ Exchange-bias




W. H. Meiklejohn et al., Phys. Rev. **102**, 1413 (1956).


◆ Inverse spin Hall effect





W. Zhang et al., PRL **113**, 196602 (2014).



Film stack & m - H loop



- ✓ dc/rf magnetron sputtering
- ✓ Post annealing (300°C, 2h, 1.2 T)




- Perp easy axis is obtained for all the t_{PtMn} .
- Bias field increases with $t_{\text{PtMn}} (\geq 7 \text{ nm})$.

Switching by current under various H_x


No bias ($t_{\text{PtMn}} = 6 \text{ nm}$)

With bias ($t_{\text{PtMn}} = 8 \text{ nm}$)




- Field-free switching is observed for exchange-biased device.
- Switching current density is $\sim 10^{10} \text{ A/m}^2$
... comparable to previous non-magnet/ferromagnet structures

$H=0$ Switching in Co/Ni-PtMn



- ✓ dc/rf magnetron sputtering
- ✓ Post annealing (300°C, 2h, 1.2 T)

$t_{\text{PtMn}} = 8 \text{ nm}$




- Spin Hall effect from an antiferromagnet
- Switching without magnetic field


Non-volatile CMOS VLSIs with spintronics




600MHz
MTJ/CMOS Latch
(Fastest nonvolatile latch)
(IEDM 2011)




Nonvolatile TCAM
(Most compact TCAM cell, 4T-2MTJ)
(VLSI 2011)




1Mb Array Three Terminal DW Cell
(High endurance)
(VLSI 2012)



First Auto Design Tool for Spintronics CMOS
(2011)




Nonvolatile FPGA with TSV
(First 3D Spintronics CMOS Processor)
(VLSI 2012)



Nonvolatile GPU
(Largest Scale Spintronics Random Logic 500kgate/chip)
(ISSCC 2013)



1.5nsec / 1Mbit
Embedded MRAM
(Fastest nonvolatile 1Mbit memory)
(VLSI 2013)





Nonvolatile microcomputer
(First nonvolatile microcomputer)
(ISSCC 2014)

Delay × Power × Area Ratios

2013 Symposium. on VLSI Circuits

NV-TCAM

Non-volatile VLSIs for search engine for big data



$$1 \times \frac{1}{100} \times 1 \leq \frac{1}{64}$$



(delay) (power) (area)

※in case of used for full text search system

2013 IEICE Electronics Express

NV-FPGA

Non-volatile field programmable gate array (FPGA)



$$1 \times \frac{1}{32} \times \frac{1}{2} \leq \frac{1}{64}$$



(delay) (power) (area)

※ in case of implementation to a typical application

2012 Symposium. on VLSI Circuits

STT-MRAM

Non-volatile cash memory embedded in high speed CPU



$$\frac{1}{1.5} \times \frac{1}{29} \times \frac{1}{1.7} \leq \frac{1}{64}$$



(delay) (power) (area)

※in case of typical cash operation

2014 IEEE ISSCC

NV-MPU

Non-volatile microcontroller for battery-driven sensor device




$$1 \times \frac{1}{80} \times 1 \leq \frac{1}{64}$$

(delay) (power) (area)

※in case of use in a wireless sensor device

On 300 mm wafers



Paradigm Shift of VLSI by Spintronics


High Speed

High power



Storage capacity

Low power



Spintronics
Logic-in-Memory

Spintronics
Memory

Storage
(HDD, NAND)

Future