

# 2011 Spintronics Workshop on LSI

## Opening Remarks

### - Spintronics for Nonvolatile Electronics -

Hideo Ohno

Center for Spintronics Integrated Systems  
Tohoku University, Sendai, Japan



TOHOKU  
UNIVERSITY

Supported by the FIRST program of JSPS.

<http://www.csis.tohoku.ac.jp/>

# Challenges

- **Static power**
- **Dynamic power**
- **Interconnection delay**
- **Feature size**

## Making memories

- **Nonvolatile**
- **Small**
- **Embedded in interconnection**
- **Part of logic**

**Nonvolatile CMOS Electronics**

# Comparison of memories



	SRAM	DRAM	Next Generation Nonvolatile Memory				
			PRAM	ReRAM	MRAM	Spin (STT) RAM	FeRAM
Cell Size	~ 130 F <sup>2</sup>	4 ~ 8 F <sup>2</sup>	4 F <sup>2</sup>	4 ~ 6 F <sup>2</sup>	16 ~ 40 F <sup>2</sup>	4 ~ 64 F <sup>2</sup>	12 ~ 25 F <sup>2</sup>
High Speed Operation	◎	○	○	○	○	◎	○
Nonvolatility	—	—	○	○	○	○	○
Endurance (limitation of W/E cycle)	◎ (∞)	◎ (∞)	○	○	◎	◎	○
Lower power operation	○	◎	△	△	△	○ ⇒ ◎	◎




CSIS

High Power



Low Power

# System (Memory) Hierarchy




Magnetic tunnel junction based memory elements to counter **dynamic** and **static** power, and **interconnection delay**

# Magnetic Tunnel Junction



## A Spintronics Device

$$\text{Tunnel MagnetoResistance (TMR)} = \frac{R_{AP} - R_P}{R_P} = \frac{2P^2}{1 - P^2}$$


Parallel




Antiparallel



# Magnetic Tunnel Junction Configurations



**two terminal**



**three terminal**


**nonvolatile, fast and high endurance**

# MTJ for VLSI: A wish list




1. **Small footprint ( $F \text{ nm}$ )**
2. **High output (TMR ratio  $> 100\%$ )**
3. **Nonvolatility ( $\Delta = E/k_B T > 40$ )**
4. **Low switching current ( $I_{c0} < F \mu\text{A}$ )**
5. **Back-end-of-the-line compatibility ( $350 \text{ }^\circ\text{C}$ )**
6. **Endurance**
7. **Fast read & write**
8. **Low resistance for low voltage operation**
9. **Low error rate**
10. **Low cost**


$$I_{c0} \text{ and } \Delta = E/k_B T$$



Parallel



Antiparallel



$$E > k_B T$$

$$k_B T$$






# $I_{c0}$ and $\Delta = E/k_B T$

*perpendicular*

$$E = \left( \frac{1}{2} M_s H_K \right) V = \underline{KV}$$


$$I_{c0} = \frac{2\alpha\gamma e}{\mu_B g} (\underline{KV})$$

$$\propto \alpha E$$



$$E = \left( K_{shape} + K_{crystalline} \right) V$$

# Perpendicular MgO-CoFeB MTJ




$$J_{CO} = 3.8 \text{ MA/cm}^2$$

$$(I_{CO} = 48 \mu\text{A})$$


$$E/k_B T \sim 40$$

$$\text{TMR ratio} = 110\%$$

$$T_a = 350^\circ\text{C}$$



interface perpendicular  
anisotropy



# Scaling


*perpendicular*

$$E = \left( \frac{1}{2} M_S H_K \right) V = KV$$

$$I_{C0} = \frac{2\alpha\gamma e}{\mu_B g} (KV)$$


$$\propto \alpha E$$

High  $K = \frac{1}{2} M_S H_K$  and low  $\alpha$



$$I_{C0} = 3.4 \times 10^3 \alpha [\mu A] \text{ for } E = 60 k_B T$$

# $\alpha$ versus $K_u$



Ref. [1] E. P. Sajitha, et. al., IEEE Transactions on Magnetics, **46**, 2056 (2010)

[2] S. Mizukami, et. al., App. Phys. Lett., **96**, 152502 (2010)

[3] A. Barman, et. al., J. App. Phys., **101**, 09D102 (2007)

[4] J.-M. Beaujour, et. al., Phys. Rev. B., **80**, 180415R (2009)

[5] N. Fujita, et. al., J. Magn. Magn. Mater., **320**, 3019 (2008)




CSIS

IEDM 2010 Short Course  
December 5, 2010  
San Francisco, CA, USA



G. Groeseneken  
imec – K.U. Leuven

## Importance of new materials is growing !



Source – INTEL, IBM

# How small can we go?



© Hitachi Global Storage Technologies

CoPtCr-SiO<sub>2</sub>, Takei *et al.*, Fuji Electric review 55 (2009) 6..

# Center for Spintronics Integrated Systems



## Funded by the FIRST Program of JSPS

CSIS home page <http://www.csis.tohoku.ac.jp>

**Tohoku University**



**Center for Spintronics Integrated Systems (CSIS)**  
 Director: Hideo Ohno  
 Deputy Director: Tetsuo Endoh, Naoki Kasai

- Steering Committee
- Advisory Committee
- Technical Advisory Committee

**Support office**

<b>Spintronics materials</b>	Shoji Ikeda (Tohoku Univ.)
<b>Spintronics devices</b>	Yasuo Ando (Tohoku Univ.)
<b>New spintronics materials and devices</b>	Fumihiro Matsukura (Tohoku Univ.)
<b>Spintronics processing</b>	Nobuyuki Ishiwata ( NEC )
<b>Spintronics logic design and IP development</b>	Takahiro Hanyu (Tohoku Univ.)
<b>Design tool development for spintronics VLSI</b>	Tetsuo Endoh (Tohoku Univ.)
<b>Spintronics VLSI demonstration</b>	Tadahiko Sugibayashi ( NEC )

- Tsukuba site : Tsukuba Innovation Arena (TIA)
- Participating organization :Tohoku University, NEC, Hitachi, ULVAC, National Institute of Material Science, University of Tokyo
- Collaborating organization : AIST, JST

省エネルギー・スピントロニクス集積化システムセンター  
 Center for Spintronics Integrated Systems



# PROGRAM



**Room : SuzakuII (Kibune) 2F**

<b>Opening</b> 7:30 pm - 7:50 pm	<b>Opening Remarks: Spintronics for Nonvolatile Electronics</b> Hideo Ohno (Tohoku University, Workshop Chair)
<b>Invited talk</b> 7:50 pm - 8:15 pm	<b>Recent Progress and Emerging Technology of Spintronics Device for VLSI</b> Jean-Pierre Nozieres (Spintec)
<b>Invited talk</b> 8:15 pm - 8:40 pm	<b>Challenges in Non-volatile Etch</b> Joydeep Guha (Lam Research)
<b>Invited talk</b> 8:40 pm - 9:05 pm	<b>Technology, Manufacturing and Markets of Magnetoresistive Random Access Memory (MRAM)</b> Brad Engel (Everspin Technologies)
<b>Invited talk</b> 9:05 pm - 9:30 pm	<b>Advances in Materials and Structures for STT-RAM</b> Vladimir Nikitin (Grandis)
<b>Invited talk</b> 9:30 pm - 9:55 pm	<b>Embedded Spintronics Integrated Circuits for System-on-Chips</b> Seung Kang (Qualcomm)
<b>Invited talk</b> 9:55 pm - 10:20 pm	<b>MTJ-Based Nonvolatile Logic-in-Memory Architecture</b> Takahiro Hanyu (Tohoku University)

