

# Fully Parallel 6T-2MTJ Nonvolatile TCAM with Single-Transistor-Based Self Match-Line Discharge Control

Shoun Matsunaga<sup>1,2</sup>, Akira Katsumata<sup>2</sup>, Masanori Natsui<sup>1,2</sup>,  
Shunsuke Fukami<sup>1,3</sup>, Tetsuo Endoh<sup>1,2,4</sup>, Hideo Ohno<sup>1,2</sup>,  
and Takahiro Hanyu<sup>1,2</sup>

<sup>1</sup> Center for Spintronics Integrated Systems, Tohoku University

<sup>2</sup> Research Institute of Electrical Communication, Tohoku University

<sup>3</sup> NEC Corporation

<sup>4</sup> Center for Interdisciplinary Research, Tohoku University

## **Acknowledgment:**

This research is supported by the Japan Society for the Promotion of Science (JSPS) through its "Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST Program)."

# Outline

- **Background & Purpose**

- **6T-2MTJ-Based NV-TCAM Cell and Test Chip Fabrication**

- **Design Example of Low-Power NV-TCAM Using Three-Level Segmented Match-Line Scheme**

- **Conclusions**

# Background

## TCAM (Ternary Content-Addressable Memory)

Fully Parallel equality-search  $\Rightarrow$  High-speed pattern matching


*Applications: Database, virus checker, network router, etc.*

*Demands: Large capacity, Low-power consumption*


Search word

1 1 0

Parallel Input & Output



TCAM cell structure




**Problems:**

- Many device counts of TCAM cell  $\Rightarrow$  Large cell area
- Increasing leakage current  $\Rightarrow$  High standby power


**Purpose :** Realize a compact and low-power TCAM

# Merits of MTJ-Based Nonvolatile Logic-in-Memory


## MTJ device



## Hardware structure



## Function



### ■ Nonvolatile storage

→ Perfectly cut off the power supply.

→ **Low standby power**

### ■ 3D-stacking structure

→ Greatly reduce area overhead of storage.

→ **Compact**

### ■ CMOS/MTJ-hybrid logic

→ Merge storage and logic functions.

→ **More compact**

Nonvolatile Logic-in-Memory structure is suitable for a compact and low-standby-power TCAM.


# Approaches for a Compact and Low-Power TCAM

## ■ For Large Capacity (Small Cell Size)

- Utilize nonvolatile logic-in-memory
  - 3D-stacking structure
  - CMOS/MTJ-hybrid logic



Compact  
( & Nonvolatile)



NV-TCAM cell

## ■ For Low Power (with maintaining search speed)



- Eliminate wasted cell activation
- Power OFF at standby state using nonvolatility



Low active power



Low standby power



# Outline



CSIS

• **Background & Purpose**



CSIS

• **6T-2MTJ-Based NV-TCAM Cell and Test Chip Fabrication**



CSIS

• **Design Example of Low-Power NV-TCAM Using Three-Level Segmented Match-Line Scheme**




CSIS

• **Conclusions**



# Conventional TCAM Cell

Cell circuit



Truth table

Stored data	Input	Matched result	
B	( $b_1, b_2$ )	ML	
0	(0, 1)	0	1 (Hit)
		1	0 (Miss)
1	(1, 0)	0	0 (Miss)
		1	1 (Hit)
X [Don't care]	(0, 0)	0	1 (Hit)
		1	Masked

$$ML = b_1 \cdot \bar{S} + b_2 \cdot S$$



- 2-bit Volatile Mem. (SRAM cells)
- ➔ Large cell size (16Tr. or 12Tr.)
- ➔ High leakage

It is desirable to realize a **compact** and **nonvolatile** TCAM cell.

# Proposed NV-TCAM Cell

## 6T-2MTJ NV-TCAM cell


## Measured I-V char.





# Mechanism of ML voltage keeper

## Minimum voltage detection



If Full-bit Hit  $\rightarrow V_{ML} : H$

If Miss  $\rightarrow V_{ML} : L$









**Easy to sense**

# Self Match-Line Discharge Control in Word Circuit

**Full-bit Hit**



*ML is precharged to  $V_{DD}$ .*

**Miss**




# Match-Line Voltage Swing

## 1-bit miss detection (worst case)




Sufficient ML voltage swing can be obtained even in longer word circuit.

# Fabricated NV-TCAM Test Chip



Process	90 nm 1P5M CMOS/MTJ
Cell structure	6T-2MTJ
MTJ size	100 nm x 200 nm
Cell size	$10.35\ \mu\text{m}^2$
Array configuration	32bits x 64words
Match delay	0.29 ns
Supply voltage	1.2 V

# Match-Line Voltage Swings (Simulated and Measured)




Sufficient match-line voltage swing is obtained.

# Chip Measurements


$$\text{MRR} = \frac{R_{AP} - R_P}{R_P} \times 100$$
$$= 172\%$$

$R_{MTJ}$  [k $\Omega$ ]



Voltages


P : Precharge  
E : Evaluate



Basic behaviors of the fabricated MTJ device and NV-TCAM have been successfully confirmed.

# Measured Waveforms of Instant-ON/OFF

Voltages



Instant ON/OFF of the fabricated chip has been successfully confirmed.

# Outline



CSIS

• **Background & Purpose**



CSIS

• **6T-2MTJ-Based NV-TCAM Cell and Test Chip Fabrication**



CSIS

• **Design Example of Low-Power NV-TCAM Using Three-Level Segmented Match-Line Scheme**



CSIS


• **Conclusions**





# Approach for Low-Power NV-TCAM

## Three-Level Segmented Match-Line Scheme




If current segment is "Miss," then next segment is disabled.

Decreased activity rate  Low-Power

# Image of Cell Array Activity

*m*-word *x* *n*-bit cell array

Hit probability of cell (*p*):  
**2/3** (using masked bit)  
**1/2** (not using masked bit)



Most words are "Miss"



Ultra Low Activity

# Cell Activity Rate

Minimum activity rate  
@ 1st 3-bit / 2nd 7-bit  
segmentation

Activity rate  
of cells [%]

10  
8  
6  
4  
2  
0

8

7

6

5

4

3

2


1

Word length of 1st segment [bit]

1  
2  
3  
4  
5  
6  
7  
8

Word length of  
2nd segment [bit]

2.8%



# Performance Evaluations

Array structure		144-bit x 256-word
Cell activity [%]		2.8
Search energy [fJ/bit/search]		1.04 (Comparable to CMOS-based TCAM within a few fJ/bit/search)
Standby power [W]	Sleep mode	<b>0 (@Power-OFF)</b>
	Search mode	<b>Negligible (@2.8% activity)</b>

HSPICE simulation under a 90nm CMOS technology @1.2V

Low-standby-power nonvolatile TCAM is successfully realized under comparable search energy with CMOS-based one.

# Outline



• **Background & Purpose**



• **6T-2MTJ-Based NV-TCAM Cell and Test Chip Fabrication**



• **Design Example of Low-Power NV-TCAM Using Three-Level Segmented Match-Line Scheme**



• **Conclusions**



# Conclusions

We have proposed and demonstrated 6T-2MTJ-based fully-parallel NV-TCAM.

## Cell Circuit Techniques:

- Fewest transistor counts with nonvolatility
- Bit-parallel equality-search capability in a long word based on 1-transistor ML voltage keeper array

## Word Circuit Techniques:

- Eliminate wasted cell activation based on three-level segmented match-line scheme
- Negligible standby power under comparable search energy with CMOS-based TCAM