



Nonvolatile CMOS Circuits Using Magnetic Tunnel Junction

Hideo Ohno^{1,2}



¹Center for Spintronics Integrated Systems, Tohoku University, Japan



²Laboratory for Nanoelectronics and Spintronics, Research Institute of
Electrical Communication, Tohoku University, Japan



Shoji Ikeda, Tetsuo Endoh, Takahiro Hanyu, Katsuya Miura, Naoki Kasai, Hiroyuki Yamamoto, Kotaro Mizunuma, Huadong Gan, Michihiko Yamanouchi, Hideo Sato, Ryouhei Koizumi, Jun Hayakawa, Kenchi Itoh, Fumihiko Matsukura and many others

Work supported by the FIRST program of JSPS.

<http://www.csis.tohoku.ac.jp/>

OUTLINE

- VLSI - challenges -
- Spintronics-based nonvolatile CMOS circuits
- Current status of magnetic tunnel junction
- Future directions
- Summary

The **FIRST** Program

Funding Program for World-Leading **I**nnovative **R**&**D** on **S**cience and **T**echnology (30 Programs)

Research Subject “Research and Development of
Ultra-low Power Spintronics-based VLSIs”

Core Researcher Hideo Ohno, Prof. of Tohoku University

Program Planning & Selection The Council for Science and Technology Policy

Program Management & Operation Japan Society for the Promotion of Science(JSPS)

Program Duration From FY 2009 through FY 2013

Operational Support Institution Tohoku University


Participating Institutions Tohoku University, NEC, Hitachi, ULVAC
The University of Tokyo, Kyoto University
National Institute for Materials Science
Renesas Electronics, Covalent Silicon

<http://www.csis.tohoku.ac.jp/>


Challenges Current VLSIs Face



Power Consumption



Interconnection Delay



What do we need?

Nonvolatile memory that is


- scalable**
- fast**
- virtually infinite endurance**
- back-end-of-line compatible**

Features of nonvolatile for memory device	NAND	FeRAM	Spin device
Access Speed	△	○	○
Non destructive Read	○	△	○
Write Endurance	×	△	○
Scalability	○	△	○
Operation voltage	×	△	○



Magnetic Tunnel Junction

$$\text{Tunnel MagnetoResistance (TMR)} = \frac{R_{AP} - R_P}{R_P} = \frac{2P^2}{1 - P^2}$$


Parallel




Antiparallel



Magnetic Tunnel Junction Configurations




two terminal




three terminal

nonvolatile, fast and high endurance

Magnetic Random Access Memory



System (Memory) Hierarchy






Magnetic tunnel junction based memory element to counter **dynamic** and **static** power, and **interconnection delay**



Spintronics-based CMOS VLSI



- (1) Nonvolatile
- (2) Memory in the back end
- (3) Use of memory in processing



Present VLSIs





Spintronics-based VLSIs

Non-Volatile Spintronics Devices
Logic


Nonvolatile Logic-in-Memory

Full adder block for image processing



S. Matsunaga, ... H. Ohno, T. Hanyu, APEX, 1, 091301 (2008)

Nonvolatile: ultimate power gating (no static power)
 Memory in the back end + part of logic
 (reduced # of tr. = suppression of delay and dynamic power)




Full Adder Comparison Simulation (except area/device #), 0.18 μm CMOS process

	CMOS	CMOS/MTJ Hybrid
Delay	224 ps	219 ps
Dynamic power (@500 MHz)	71.1 μW	16.3 μW
Write time	2 ns/bit	10 ns/bit (2 ns/bit) ^{a)}
Write energy	4 pJ/bit	20.9 pJ/bit (6.8 pJ/bit) ^{a)}
Static power ^{b)}	0.9 nW	0.0 nW
Area (Device counts) ^{c)}	333 μm^2 (42 MOSs)	315 μm^2 (34 MOSs + 4 MTJs)

24% reduction in device count

Nonvolatile CAM and TCAM


Nonvolatile CAM



Technology	90 nm CMOS + DW Process
Cell size	6.6 $\mu\text{m}^2/\text{bit}$
Organization	128 word x 128 bit
Supply voltage	1.0 V
Search cycle time	5 ns

Nebashi et al.

Nonvolatile TCAM








Process	90 nm 1P5M CMOS/MTJ
Cell structure	6T-2MTJ
MTJ size	100 nm x 200 nm
Cell size	10.35 μm^2
Array configuration	32bits x 64words
Match delay	0.29 ns
Supply voltage	1.2 V

Matsunaga et al.

Transfer curves of STT-SRAM cell

(a) "0" data latch

(b) "1" data latch



MTJ for VLSI: A wish list



1. **Small footprint ($F \text{ nm}$)**
2. **High output (TMR ratio $> 100\%$)**
3. **Nonvolatility ($\Delta = E/k_B T > 40$)**
4. **Low switching current ($I_{c0} < F \mu\text{A}$)**
5. **Back-end-of-the-line compatibility ($350 \text{ }^\circ\text{C}$)**
6. **Endurance**
7. **Fast read & write**
8. **Low resistance for low voltage operation**
9. **Low error rate**
10. **Low cost**

MTJ for VLSI: A wish list



1. Small footprint (F nm)
2. High output (TMR ratio $> 100\%$)
3. Nonvolatility ($\Delta = E/k_B T > 40$)
4. Low switching current ($I_{C0} < F \mu A$)
5. Back-end-of-the-line compatibility ($350 \text{ }^\circ\text{C}$)
6. Endurance
7. Fast read & write
8. Low resistance for low voltage operation
9. Low error rate
10. Low cost




Perpendicular MgO-CoFeB MTJ

$$J_{CO} = 3.9 \text{ MA/cm}^2$$

$$(I_{CO} = 49 \mu\text{A})$$

$$E/k_B T = 43$$

$$\text{TMR ratio} = 124\%$$



MTJ for VLSI: A wish list



1. Small footprint (F nm)

40 nm

2. High output (TMR ratio $> 100\%$)

113%

3. Nonvolatility ($E/k_B T > 40$)

39

4. Low switching current ($I_C < F \mu\text{A}$)

48 μA

5. Back-end-of-the-line compatibility (350 °C)

350 °C

6. Endurance

7. Fast read & write



8. Low resistance for low voltage operation

16 $\Omega\mu\text{m}^2$

9. Low error rate

10. Low cost

How small can we go?




© Hitachi Global Storage Technologies

CoPtCr-SiO₂, Takei *et al.*, Fuji Electric review 55 (2009) 6..

Magnetization manipulation by

Magnetic field

write/read heads for HDD
1st generation MRAM




Spin current

L. Berger, J. Appl. Phys. **55**, 1954 (1984).
J. Slonczewski, J. Magn. Magn. Mat. **159**, L1 (1996).
L. Berger, Phys. Rev. B **54**, 9353 (1996).

Spin torque MRAM
Spin torque oscillator
Race-track memory

<http://www.hitachigst.com/>

<http://www.everspin.com/>



R. Takemura *et al.*, VLSI Circ. Dig. p.84 (2009)

Electric field

Spin-transfer switching


$$VIt = 0.5 \text{ (V)} \times 30 \text{ (\mu A)} \times 1 \text{ (ns)} = 15 \text{ (fJ)}$$

Electric field switching


$$\begin{aligned} CV^2 &= S \times d \times \epsilon \times E^2 \\ &= \pi \left(\frac{30 \text{ (nm)}}{2} \right)^2 \times 5 \text{ (nm)} \times 9.8 \epsilon_0 \times (5 \text{ (MV/cm)})^2 \\ &= 0.08 \text{ (fJ)} \end{aligned}$$

Electric-field control of magnets

Ferromagnetic transition




Ferromagnetic semiconductor (In,Mn)As




H. Ohno *et al.*, *Nature* 408, 944 (2000)

Magnetization direction





Ferromagnetic Semiconductor (Ga,Mn)As



D. Chiba *et al.*, *Nature* 455, 515 (2008)

Electric-field effects on CoFeB

Manipulation of magnetic anisotropy in CoFeB at room temperature



M. Endo, et al. *Appl. Phys. Lett.* **96**, 212503 (2010).

See also; **FePt, FePd**: M. Weisheit *et al.*, *Science* (2007).

Fe/Au: T. Maruyama *et al.*, *Nature Nanotechnology* (2009).

Summary



- Integrating spintronics nonvolatile memory element, magnetic tunnel junction, with CMOS realizes low-power, high performance, and stand-by power free nonvolatile VLSIs.
- Magnetic tunnel junction is much better positioned now than before with 30 nm dimension and beyond in sight. Once ready this could trigger a major paradigm shift.
- Electric field switching can realize ultra-low-power switching of magnetization.
- **Spintronics may revolutionize the way VLSIs are made today.**