RECENT PROGRESS AND EMERGING TECHNOLOGIES OF SPINTRONICS DEVICE FOR VLSI

- 1- Spintronics basics
- 2- MRAM
- 3- Logic-In-Memory
- 4- Emerging concepts





MAGNETISM BASICS



SPIN TRANSPORT



SPIN TRANSFER TORQUE (STT)



SPINTRONICS BUILDING BLOCK : THE MTJ



MRAM BUILDING BLOCK : THE MTJ



MRAM BUILDING BLOCK : THE MTJ







MTJ MANUFACTURING

RA



6.29 6.55 6.39 6.35





Multi Target Module Top: Target Drum with 10 rectangular cathodes; Drum design ensures easy maintenance; Bottom: Main part of the chamber containing LDD equipment

RF – Equipment (Match – Box, RF - Switches)

Soft-Etch Module (PreClean, Surface Treatment)

Transport Module (UHV wafer handler MX700)

Cassette Modules (according to Customer request)

Ultra – High – Vacuum Design: High Throughput: High Tool Availability: High Reliability:









SINGULUS NANO DEPOSITION TECHNOLOGIES

GMR/TMR SENSORS



MAGNETIC RANDOM ACCESS MEMORIES







WHY MRAM ?







THERE ARE MANY MRAM !

Field-only

Freescale 4Mb (2006)

Established technology 1.5M units shipped 4.5M forecasted in 2011 Infinite endurance

Scalability beyond 90 nm ? (Write power increase)



Spin Transfer Torque « STT » or « SPRAM »

Planar	Perpendicular
Ţ,	
Headway FUJITSU	RENESAS QUALCONN
Lowest writ (<100µA, sca	e current les with shrink)

Minimal cell / array size

(retention at small feature

Beware of stability

(~15F², soon not Xtor limited)

Low sensitivity to field disturb

Thermal Assist « TAS » or « TAMRAM » **Field-TAS STT-TAS** CROCUSTechnology Blossoming future 1Mb Field-TAS (2011) Fully scalable (stability / retention to <20nm) Multibit possible Limited array efficiency + large field drivers) Combine both !



TOSHIBA

LATEST DEMO CHIPS









TAS MRAM PRINCIPLE



renoble INP



STT + TAS PROOF OF CONCEPT







HOW FAST CAN MRAM BE ?



(MAGNETIC) LOGIC-IN-MEMORY

Von Neuman SoC



Large Si footprint, long interconnects

 \rightarrow Delay, capacitive loss, complex layout, heat



Minimal Si footprint, short interconnects → Faster, simpler layout, reduced dynamic power

Logic-in-memory concept (introduced in 1969) Storage elements are distributed over the logic plane Non volatility directly <u>inside</u> the logic circuit



Need NV, fast, infinite endurance, CMOS compatible memory !





MTJ-BASED LOGIC CIRCUITS

- Infinite endurance (>10¹⁶ for field write) High speed (1-30ns)
- Cell R adjustable, from Ω 's to M Ω 's \rightarrow Match with CMOS (~ k Ω)
- Cell is variable resistance driven by low voltage
 → use as standard library IP
- Can be deposited on any substrate
 - → "end-of-back-end » » process (above-IC) no impact on logic process only 3 add-masks

Front-end contamination under control Low-T BE process (250°C) compatible with Cu interconnect process

Etch still « tricky » \rightarrow IBE vs. RIE ?

MRAM process well established Fear for contamination (slowly) vanishing Several fabs now enabled with 200/300mm lines









MTJ ELECTRICAL COMPACT MODEL

High-Speed compact model \rightarrow Electrical behavior of MTJ written by field, STT and with/without thermal assistance.

SPECTRE (5.0) compatible (CADENCE platform analog solver).



(MAGNETIC) NV-LOGIC CIRCUITS

Hitachi + Tohoku University

S.Matsunaga et al, Applied Physics Express, vol. 1, 2008.

- NV-Full Adder
 - One input is made non-volatile (instant startup, security)
 - Drastic static consumption reduction
 - Footprint reduction
- Demonstrator : CMOS 0.18µm,
- MTJs size: 200X100nm²

NEC Empowered by Innovation

Home > News Room > NEC develops a nonvolatile magnetic flip flop that enables standby-power-free SoCs

NEC develops a nonvolatile magnetic flip flop that enables standby-power-free SoCs



	CMOS	Hybrid		
Delay 224 ps		219 ps		
Dynamic Power	71.1 µW	16.3 µW		
Writing Time	2 ns/bit	10 (2) ns/bit		
Writing Energy	4 pJ/bit	20.9 (6.8) pJ/bit		
Standby Power	0,9 nW	0 nW		
Surface	333 µm²	315 µm²		





∗ноте







REPROGRAMABLE (MAGNETIC) LOGIC

menta		10 10 10 00 01	11100 10010 00101 10101 10101 10101	₩ Lei	
▷ Home ✓News	Press Releases O9-06-10 08:39 Menta and LIRMM Launch Manufacturing of World's First MRAM-based FPGA MONTPELLER France June 9, 2010 — Menta SAS and LIRMM an embedded		# LUT 4		1444
D Press Releases			# TILES		361 (19x19)
E-Newsletter Products & Solutions			# Sequential elements		1444
▶ Support			# of MTJs		187 720
D Corporate	programmable logic provider of embedded-FPGA Intellectual Property (IP) and a		# of Transistors		9 106
Careers	the tape out of world's first MRAM-based FPGA. The MRAM-based FPGA				9.10°
V Contact Us	leverages key innovations including non-volatile magnetic memory and patent- protected circuitry enabling compact integration of MRAM and embedded-FPGA		Silicon Area		21mm ²
	solutions.		MRAM		9 nJ

mtile



# LUT 4	1444
# TILES	361 (19x19)
# Sequential elements	1444
# of MTJs	187 720
# of Transistors	9. 10 ⁶
Silicon Area	21mm ²
MRAM Reconfiguration Tile Energy	9 nJ
MRAM Restoration Tile Energy	25,5 pJ
Clock Frequency	100 MHz
Full configuration time	72us + 93K Clock cycles
Tile reconfiguration	200ns + 260 Clock cycles
# Input/Output	76 Input / 76 Output





(INTERMEDIATE) CONCLUSION

- Increasing interest for MRAM for stand-alone, embedded memories or "logic-in-memory"
- Spintronics brings non volatility to CMOS circuits for low-power, normally-off electronics
- Manufacturing technology mature enough with pure-play foundries entering the game
- Design environment "ready-to-use" as standard library tools



Année





WHAT'S NEXT ?





SPIN TRANSFER OSCILLATORS (STO)







SPIN TRANSFER OSCILLATORS (STO)





SPIN TRANSFER DOMAIN WALL MOTION

In Domain Wall, local "magnetic" pressure induced by STT → DW motion





NEW MATERIALS : HEUSLER ALLOYS







TOWARDS PURE SPIN LOGIC ?

The long quest for a spin transistor ...

Problems:

- No efficient spin injection from FM into SC
- Short spin lifetime in SC
- No magnetic SC at RT









L.Hueso, N.D. Mathur, A.Fert et al, Nature 445, 410, 2007



Extremly long lifetime + Efficient spin injection





SPIN-ONLY CURRENTS

Spin-Hall

Charge current → Spin « current »



Inverse Spin-Hall

Spin current \rightarrow Charge current



Spin injection into graphene



Spin current w/o charge current Would allow full functionnality with no heating / power dissipation ! Wei Kan et al (R. K. Kawakami's group), PRL 105, 167202 (2010). B. Dlubak et al, (A. Fert's group) Appl. Phys. Lett. 97, 092502 (2010)







(FINAL) CONCLUSION

- Increasing interest for MRAM for stand-alone, embedded memories or "logic-in-memory"
- Spintronics brings non volatility to CMOS circuits for low-power, normally-off electronics
- Manufacturing technology mature enough with pure-play foundries entering the game
- Design environment "ready-to-use" as standard library tools
- Huge development potential



Année

Important "cultural" gap between magnetics and microelectronics communities
 → Most MRAM players have HDD experience (e.g. magnetics "culture")
 → "Mutual education" mandatory to move towards adoption of spintronics in VLSI

Do not be afraid of magnetism and magnetic materials ! ③



